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Introduction: A radiation hardened by design 
(RHBD) mixed-signal application specific integrated 
circuit (ASIC) has been designed for a thermopile 
readout for operation in the harsh Jovian orbital envi-
ronment. The multi-channel digitizer (MCD) ASIC 
(shown in Figure 1) includes 18 low noise amplifier 
channels which have tunable gain/filtering coefficients, 
a 16-bit sigma-delta analog-digital converter (SDADC) 
and an on-chip controller. The 18 channels, SDADC 
and controller were designed to operate with immunity 
to single event latchup (SE1.) and to at least 10 Mrad 
total ionizing dose (TID). The ASIC also contains a 
radiation tolerant 16-bit 20 MHz Nyquist ADC for 
general purpose instrumentation digitizer needs. The 
ASIC is currently undergoing fabrication in a commer~ 
cial 180 nm CMOS process. Although this ASIC was 
designed specifically for the harsh radiation environ-
ment of the NASA led lEO mission it is suitable for 
integration into instrumentation payloads 011 the ESA 
JUICE mission where the radiation hardness require~ 
ments are slightly less stringent. 
Radiometry Application: Mapping the surface tem~ 
perature anomalies and thermal inertia of a cold moon 
like Europa or Ganymede, from a space borne plat~ 
form, requires the accurate measurement of the infra~ 
red spectral radiance [1]. One sensitive measurement 
technique employs a filter radiometer operating in the 
nadir pointing, push-broom mode that uses several 
thermopile linear arrays, with each array integrated 
with infra~red filters that have appropriate wavelength 
pass bands [2J. The tiny thermopile pixel voltage out-
puts must be amplified, filtered and digitized with 
minimum noise. Commercial 64-pixel linear arrays 
are available [e.g. thermopile array TP1.640, 
w\vw.micro-hybrid.de] while custom made 2a~arrays 
with as many as 640 pixels can be fabricated. Each 
pixel must be processed by a dedicated amplifier chan~ 
nel while one ADC can be used to sequentially digitize 
the multiplexed. channel outputs. The high channel 
count dictates the use of an ASIC (sec Figure 2) to 
minimize the mass-volume-power (MVP) product. 
The ASIC needs to operate under extremely high lev-
els of radiation as well as at relatively low tempera-
tures in the 170 K. range: the expected temperature 
range of the instrument housing in thermal equilibrium 
with its space environment. 
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Figure 2. MCD block schematic 
Thermopile Arrays: Thermopiles based on Bi-Sb 
thermoelectric materials [3] are thermal detectors of 
choice for long duration planetary missions because 
they 0) generate an output voltage that is proportional 
to the incoming radiation within the spectral range 
being mapped; Oi) do not require an electrical bias or 
an optical chopper; (iii) have negligible l/f noise, (iv) 
do not require active cooling and (v) show radiation 
hardness to 10 Mrad (Si) TID [4]. Furthermore, Bi-Sb 
thennoelectric materials show better efficiency in the 
range ISO K to 200 K. The thermal instrument (TI) 
observation cycle consists of 110 ms signal integration 
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intervals, interspersed with instrument views of an 
internal blackbody. This corrcsponds to a 10Hz fre-
quency range. Thus low llf noise in both the detectors 
and the readout circuitry is essential. Thermopile de~ 
tectors intrinsically have low Ilf noise when read out 
with high-input-impedance voltage amplifiers. Ther~ 
mopile pixel elements, of size 240 x 480 ).1m2, have a 
typical electrical resistance of 14 kQ at 300 K and are 
therefore dominated by Johnson noise, i.e. ;::; 15 
nV/.yHz. The TI thermopiles demonstrate a specific 
detectivity, D*, value of" 8 x 108 cm.yHzlW at 10 Hz. 
Thc MCD ASIC has an input-referred noise of < 50 
n V j,jHz and is the dominant focal plane noise source. 
The MCD ASIC: The thermopile pixels are read out 
in parallel with the custom MCD ASIC comprising 
signal conditioning, multiplexing and NS~bit digitiza-
tion functions. The roughly dc signal from each pixel 
is modulated by an electronic chopping circuit. The 
resulting AC signal is amplified, demodulated, inte-
grated and digitized. Because amplification occurs at a 
high frequency rather than near dc, the I/f noise in the 
CMOS amplifier is dramatically rcduced. Integrated 
signals of each of the thermopile channel outputs are 
multiplexed into a single analog output stream. 
Mounted on the same substrate as the thermopile ar~ 
rays are thermistors that monitor any temperature drift 
of the arrays on the focal plane assembly. The pixel 
and thermistor outputs connect directly to the MCD 
ASIC. The MCD has 16 thermopile pixel readout 
channels and two temperature sensor channels. Four 
such ASICs interface to the array and are in close 
proximity so as to minimize noise pick-up and para-
sitic thermocouple effects, One consequence of this 
placement is each MCD must operate in a cryogcnic 
environment where the ambient temperature is as low 
as 170 K, far below the temperatures at which com-
mercial grade chips operate, i.e. 248 K. Cryogenic 
ambients also impact on the radiation hardness of the 
MOS devices: TID induced positive charge captured in 
the gate oxide increases with falling temperature that 
does not anneal with time or bias [5]. 
Radiation Mitigation Strategy: In addition to lNNcct~ 
jng demanding electrical specifications, the design of 
the TI concept places a heavy emphasis on minimizing 
the MVP while maximizing longevity in Jupiter's 
harsh environment awash with high energy particles. 
Minimizing the MVP is vital to the pragmatic needs of 
constraining launch cost, which limits the fuel needed 
for the trip to Jupiter and ultimately the size of the 
MMRTG. In addition to ensuring that a circuit will 
work reliably over the mission lifetime in an extrcmc 
environment, RHBD figures very prominently in the 
MVP product: if a circuit can be radiation hardened, 
there is less of a shielding requirement which reduces 
the mass of the instrument significantly. 
If an ASIC is not designed to be sufficiently radia~ 
tion hard or adequately shielded [6J it would be vul-
nerable to failure when exposed to the high radiation 
environment within the Jovian magnetosphere. For 
operation in a 3Mrad TID environment, a circuit that is 
radiation hard to only 300 krad (Si) would need to be 
spot shielded with an enclosure that has 25.4 mm 
(1000 mils) thick aluminum walls. In order to reduce 
the spot shielding mass significantly, a radiation hard 
ASIC tolerant to at least 3 Mrad (Si) TID is required. 
For the same enclosure volume, the resulting alumi-
num shielding thickness would be significantly re-
duced giving nearly a 10-fold reduction in shielding 
mass. 
Choice of Technology: The choice of technology for 
manufacturing the MCD ASIC was determined by the 
following requirements: a) inherent radiation hardness 
or amenable to RHBD; b) speed, bandwidth, and die 
area; and c) cost. Because there has been a lot of suc-
cess with RHBD techniques using bulk non-hardened 
CMOS processes, a domestic commercial foundry was 
decided upon. 
Commercial foundry process nodes have the fol-
lowing advantages: (i) stable, non-iterating processes 
with a heritage of proven designs; (ii) a comprehensive 
and robust Process Design Kit (PDK); (iii) regular 
tape-in schedules that are known well in advance; (iv) 
good support from the foundry, i.e. libraries, applica-
tion notes, etc.; (v) ITAR compliant, preferably domes-
tic source; (vi) available radiation data indicating in-
herent radiation tolerance and (vii) low cost. Both IBM 
and TowerJazz semiconductor foundries offer 180 11m 
CMOS nodes that are good candidate processes for an 
ASIC such as the MCD. If RHBD techniques, such as 
enclosed layout transistors (ELT), are utilized in a 
process node which already has some TID tolerance 
(defined here as at least lao krad (Si» then a high 
TID/latch-up immune ASIC can be built. So the strat-
egy to get to at least 3 Mrad (Si) TID was to have a 
design which (1) exceeds the specifications before 
irradiation, (2) is built in an unmodified process node 
with some inherent hardness to TID and (3) which has 
been hardened with REBD and/or SOI. RI-IBD here 
includes ELTs, guard rings and circuit techniques. 
Both IBM and Towerjazz also offer silicon on insu-
lator (SOl) variants at the 180 nm nodes. The SOl 
variants naturally possess single-event latch-up immu-
nity [7J, but can suffer single-event snapback in the 
absence of well-designed body ties [8]. Silicon dioxide 
insulator layers enclosing the Metal Oxide Semicon-
ductor Field-Effect Transistor (MOSFET) channels 
increase the possible exposure to TID effects [9]. Fur-
thermore, for smaller feature sizes, a single heavy ion 
charge track may give rise to charge accumulation un-
der the buried oxide and in the channels of multiple 
MOSFETs, resulting in upsets at multiple circuit nodes 
[10]. However, bulk CMOS processes are also prone to 
this type of multiple bit upsets in addition to bcing 
susceptible to single-event latch-up (SEL). 
Ultimately we settled on TowerJazz Semiconduc-
tor's CAl8HD proccss (non SOl) which providcs 
thick/thin oxide devices, native NMOS devices (for 
low Vts) and high sheet poly resistors. We chose Tow-
erjazz because of (i) the availability of extensive 
measurement data indicating non-hardened radiation 
tolerance to at least 100 krad TID in analog/digital 
circuits, (ii) low cost regular multi-product wafer 
(MPW) runs, (iii) excellent process design kits and (iv) 
good support from the foundly. Since the RHBD in-
cludes guard rings around all NMOS/PMOS devices 




Supply voltage 1.80 V 
Supply current 70 mA 
Number ofTP channels 16 
Number ofTS channels 2 
Signal to noise ratio > 256 
TP input signal amplitude M.N·JN2M~s 
Gain (variable) 1 - 10k 
Chopper frequency 40 - 125 kHz 
Noise <50 l1V/-YHz 
Ambient temperature 150 - 300 K 
SDADC resolution 16 - 20 Bits 
SD modulator clock rate 1 MHz 
SO Nominal OSR 256 
Pipeline ADC resolution 16 
Pipeline ADC clock rate 1 -20 MHz 
Mcn ASIC Design: As stated above, the main func-
tion of the MCD, illustrated in Figure 2, is to amplify, 
integrate and digitize the outputs of a thermopile array. 
A summary of the specifications of the ASIC is given 
in the table. The amplification task is particularly chal~ 
lenging with respect to offset and noise as the pixel 
voltages generated by the thel1110pile range from hun-
dreds of nanovolts to only onc or two hundred micro-
volts. A representative plot of the thermopile pixel 
output voltage versus Europa scene temperature is 
shown for two filter bands in Figure 3. The output 
voltage calculation is based on a thermal instrument 
that has a primary telescope mirror of 80mm diameter 
and is in polar orbit at 100 km height from the surface. 
These slowly changing voltages mllst be greatly ampli-
fied (by as much as several thousand) and integrated 
before digitization, which places stringent demands on 
the noise and offset performance of the analog front 
end (AFE). Each of the 16 pixel channels is com-
prised of a high input impedance, auto-zeroed chopper 
stabilized instrumentation amplifier and an integrator. 
The instrumentation amplifier and integrator are tun-
able with respect to gain and integration period. The 
outputs of the 16 pixel channels and two temperature 
sensor channels are multiplexed into one final ampli-
fier that drives a 16-bit ADC with fully balanced dif-
ferential signals. 
The channel gains have a roughly exponential rela-
tionship to the user supplied gain code. A variable gain 
allows the lIser to optimize the SNR depending on the 
thermopile signal amplitudes. An integrator following 
each demodulator (prior to the multiplexer) performs 
an filtering function on the amplified signals, which 
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Figure 3. Typical thermopile output signal amplitudes for a 
thermal instrument with a 80mm diameter primary mirror 
observing Europa at IOOkm orbit. 
In order to minimize the effects of Ilf noise and 
offsets, each channel modulates its input before ampli-
fication. The chopping is performed with "passive cir-
cuits" using switches to perform the modula-
tion/demodulation. The chopping occurs at a rate be-
tween 40 kHz and 125 kHz. This relatively low rate of 
chopping minimizes the power dissipation per channel 
and is facilitated by auto-zeroing of the instrumenta~ 
tion amplifiers (which can be disabled). The demodu-
lation is performed using a switched capacitor integra-
tor which is also auto-zeroed. The user has the option 
of bypassing the integrator for some or all of the chan-
nels. The output of the integrator is held constant after 
the required number of integrate cycles. It may still 
have chop tones indirectly coupled through substrate 
parasities and the supplies. Sub-sampling this (with the 
appropriate multiplexer and ADC sampling) removes 
the chop tones. 
Each channel (Figure 4) thus outputs an amplified 
and filte~ed signal, which is fed to a final buffer ampli~ 
fier through a 18: I multiplexer. Two of the channels 
are dedicated to the thermopile's local temperature 
sensor. The temperature sensor channels each supply a 
5 ~iA bias current to the array thermistors. During a 
normal data collection run, the multiplexer is switching 
from channel to channel with a cycle time of 18 chan-
nel sampling intervals. The channel sampling interval 
is detel111ined by the required frame rate, where a 
frame represents the digitized data for all 18 signals 
(pixels plus temperature sensors). The frame rate can 
be as high as 20 frames per second (fps). Thus all of 
the data associated with each of the 18 channels must 
be unloaded in 50 111S which is equivalent to 1 channel 
approximately every 2.78 111S. Thus the effective ADC 
conversion rate is 360 samples per second. 
There are two 16-bit ADCs on-chip. One of the 
ADCs, a sigma-delta architecture, was hardened like 
the gain channels and multiplexer. The SDADC uses a 
2nd order modulator and outputs a 1 MHz bit stream for 
off-chip decimation and filtering. A single output" helps 
minimize the backend interface requirements. The out-
put signal can be fed il1to an FPGA for processing. The 
pipeline ADC converts at rates up to 20 MHz but is not 
hardened, instead relying on the inherent tolerance 
(lOO krad TID minimum). This ADC can bc powered 
down when the SDADC is being used and runs off a 
separate set of supplies from the hardened circuits. The 
Nyquist ADC was included for other applications (e.g. 
Earth Sciences) which don't require Mrad hardening. 
MCD ASIC RHBD Techniques: RHBD is employed 
to compensate for cumulative and spontaneous radia-
tion effects. Cumulative radiation effects caused by 
TID tend to increase thc threshold voltages of PMOS 
transistors and decrease them in NMOS transistors, 
although this effect scales with the process node (thin-
ner oxides provide less volume in which to capture and 
store the TID induced positive charge [II]). While 
displacement damage dose (DDD) degrades mobility 
[12], TID effects on NMOS leakage is the primary 
concern for the ASIC's reliable operation in the Jovian 
system. Accumulated positive charges in the thicker 
field oxide boundaries around each NMOS transistor 
can cause parasitic conduction paths from drain~source 
(through virtual NMOS devices in parallel with their 
hosts) and between adjacent NMOS devices with dif-
ferent drain/source potentials. This raises the off-state 
powcr dissipation, lowers the gain of the transistor 
through increased drain-source conductance, decreases 
the isolation between affected nodes and renders 
switches always on to some extent. Eventually, TID 
can cause total failure of a circuit. 
TID's impact on the NMOS transistors is the main 
focus of hardening for cumulative radiation effects. 
The classic strategy to mitigate these effects is to 
harden the NMOS in the physical design using n+!p+ 
diffusion guard rings and edgeless or Enclosed Layout 
Transistors (ELTs). These techniques, though effec-
tive, incur area, power and performance (e.g. parasitic 
capacitance) penalties. 
Spontaneous events are termed Single Event Ef-
fects (SEEs), which indude SEL, Single Event Tran-
sients (SETs) and Single Event Upsets (SEUs). Latch-
up after a single event strike is particularly hazardous, 
as the result can be an open circuit in the metal con-
ductors caused by electron migration due to high in-
duced currents. At best, SEL may just render the cir-
cuit inoperable until the power supply is switched off 
and back on again. SETs and SEUs affect both the 
analog and digital portions of an ASIC by causing 
voltage/current/bit changes, which perturb a signal 
from its correct value. Such perturbations in the ana-
log circuit could manifest as errors picked up in the 
quantization or maybe temporarily destabilize an oth-
erwise stable amplifier loop. In digital circuits, bit pat-
terns can get corrupted which might, in the worse case, 
cause high current situations that ultimately shorten the 
life of the chip. SET and SEU errors in general, 
though, can either be flushed out, scrubbed (if de-
tected) or protected against using temporal latches or 
triple mode redundancy. 
The 180 nm bulk CMOS process node chosen for 
the MCD has been extensively evaluated for radiation 
hardncss, both within NASA and externally. The thin 
gate oxide of the 180 nm FETs provides inherent resis-
tance to threshold voltage shifts caused by TID [13]. 
The CA 18 process uses STI and coupled with the 
lower supply voltages this helps to reduce the general 
sensitivity to SEL [14]. However, the STI can be a 
contributing clement in the onset of TID induced leak-
age. The baseline hardness for this process node is at 
least 100 krad (Si) TID with no RHBD. The process 
also offers a thick oxide FET variant, which allows 
operation at 3.3 V (nominal), which is useful for large 
swing signals and input/output (lIO) circuits. 
Thc MCD ASIC takes a multi.path approach to 
RHBD, employing both circuit and layout enhance~ 
ments to raise the tolerance to TID and single events. 
In the amplifier, comparator and bias current generator 
circuits, standard low voltage design techniques arc 
employed with adaptive bias to compensate for thrcsh~ 
old voltages that vary with temperature, age and radia~ 
tion. Utilizing a front·to-back fully differential signal 
path also helps to harden the circuit against TID in· 
duced changes in the common mode (CM) levels of 
analog voltages. Thus all of the amplifier and ADC 
circuits use fully balanced differential signal paths, 
which also enhances linearity and noise rejection. 
Since the TID mechanism has a more severe effect on 
NMOS devices, PMOS is employed in the first in· 
stance wherever possible. For example, the input dif~ 
ferential pair of the operational transimpcdanee ampli M 
fiers (OTAs) arc PMOS, which facilitates the incorpo· 
ration ofELT NMOS as transconductance multiplier or 
folded cascade loads. 
The ELT (NMOS version is shown in Figure 5), 
while reportedly the best hardening mecha'nism for an 
NMOS, has several caveats requiring special attention. 
ELTs are inherently asyrilmetric with a large difference 
in the drain and source areas, have higher gate capaci~ 
tanccs (than their standard geometry counterparts) and 
occupy a larger die area for equivalent W/L ratios. 
Reliability and low output conductance requirements 
point to using an outer drain region in the layout of the 
device [IS]. The asymmetry also results in a difference 
between the drain- and source-to-bulk capacitances, 
which has implications for switched capacitor circuit 
designs [15]. Since SPICE models for ELTs are not 
currently (in 2012) included in most, if not all, foun-
dries' PDKs, the models are often approximations de-
rived from standard geometry devices customized by 
the designer. For the MCD ASIC, a parameterized 
cell (p·cell) was developed for the EL T allowing cus-
tomization of the gate width/length, poly chamfer, and 
guard ring contacting which decreased layout time. All 
NMOS (and PMOS) are guard ringed to prevent de· 
vice-to-device leakage and SEL. Transmission gates 
(switches having both NMOS and PMOS devices in 
parallel) in the MCD's channels and analog multi-
plexer circuits utilize standard PMOS and ELT 
NMOS. In the switched capacitor circuits of the SD 
ADC, the switches use ELT PMOS and NMOS to 
minimize clock induced charge injection. 
RHBD in the digital areas of the design, such as the 
clock signal generators, registers, control logic and 
input/output circuits also utilizes guard rings and 
ELTs. Since the system is a pipeline of analog and 
digital signals and no feedback loops involve digital 
quantities, most upsets experienced in the ana-
log/digital sections will eventually get flushed out. 
There arc three exceptions to this and these are in the 
registers containing the multiplexer channel number, 
channel gain and clock divider settings. An upset expe-
rienced in these areas could throw off the channel 
number, gain or chopper/multiplexer clock rates result-
ing in incorrect output data. To mitigate this, the con-
trol words for these quantities are continually re-
freshed. 
Conclusions: An I8-channel readout ASIC has been 
designed to amplify/digitize the microvoillevel signals 
from a thermopile array for use in radiometry in the 
Jovian orbital environment. The ASIC uses RHBD 
techniques in a commercial bulk silicon 180 nm 
CMOS process to achieve immunity to SEL and TID 
hardness to at least 10 Mrad. 
References: [I] Hanel R. A. et al. (2003) Exploration of 
the Solar System by Infrared Remote Sensing. [2] Paige D. 
A. et al. (2010) Space Sci. Rev., vol. 150, 125·160. 
[3] Dillner U. (2006) Proe. of IRS 2006, 295-300. 
[4] Gaalcma S. et ai, (2010) Proc. of SPIE. vol. 7780. 
[5] Citterio M. ct al (2002) IEEE Trans. Nuc/. Sci., vol. 
42-6, 2266·2270. [6] Maurer R.H. et al (2008) JH APL 
Tech. Digest, vol. 28·1,17·29. [7] Colinge J.P. (1991) SOl 
Malerials JO/. VLSI. [8] Dodd P.E. et al (2000) IEEE 
Trans. Nucl. Sci. vol. 47 2165-2174. [9] Perlet-Cavrois 
V. et al. (2000) IEEE Trans. Nucl. Sci., vol. 47, 2183·2188. 
[10] Heidel D.F. et al. (2009) IEEE Trans. Nucl. Sci. vol. 
56·6,3499-3504. [II] Saks N.S. et al (1984) IEEE Trans. 
Nnc/. Sci., vol. NS·31, 1249·1255. [12] Chen L. et al 
(2005) IEEE Trans. Nucl. Sci., vol. 52-4, 861·867. [13] 
Faccio F. et al (2007) Radiation l:.Yfecrs on Embedded 
~yslems. Springer, 143·160. [14] Dodds N. and Pellish J. 
(2011) "TID Test Resalts Jor CAI8HA FETs & Ring 
Oscillalors". GSFC internal. [15] Campbell M. et al 
(1999) IEEE Trans. Nucl. Sci., vol. 46·6, 1690-1696. 
